

## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/602,422	06/23/2000	Subramanian S. Meiyappan	VLSI-3505	1374
75	590 05/23/2003			
Corporate Pate	ent Counsel	EXAMINER		
Phillips Electronics North America Corporation 580 White Plains Road			WHITMORE, STACY	
Tarrytown, NY	10591		ART UNIT	PAPER NUMBER
			2812	

DATE MAILED: 05/23/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

,	Application No.	Applicant(s)
Office Action Common as	09/602,422	MEIYAPPAN ET AL.
Office Action Summary	Examiner	Art Unit
	Stacy A Whitmore	2812
The MAILING DATE of this communication Period for Reply	n appears on the cover sheet with	n the correspondence address
A SHORTENED STATUTORY PERIOD FOR FITHE MAILING DATE OF THIS COMMUNICATI  - Extensions of time may be available under the provisions of 37 C after SIX (6) MONTHS from the mailing date of this communicati  - If the period for reply specified above is less than thirty (30) days  - If NO period for reply is specified above, the maximum statutory  - Failure to reply within the set or extended period for reply will, by  - Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).  Status	ON.  FR 1.136(a). In no event, however, may a repon.  , a reply within the statutory minimum of thirty period will apply and will expire SIX (6) MONTI statute, cause the application to become ABA	oly be timely filed  (30) days will be considered timely.  HS from the mailing date of this communication.  NDONED (35 U.S.C. § 133).
1) Responsive to communication(s) filed or	n <u>08 October 2002</u> .	
2a)⊠ This action is <b>FINAL</b> . 2b)□	This action is non-final.	
3) Since this application is in condition for a closed in accordance with the practice u		
Disposition of Claims		
4)⊠ Claim(s) <u>1-6 and 8-22</u> is/are pending in t	• •	
4a) Of the above claim(s) is/are wit	hdrawn from consideration.	
5)⊠ Claim(s) <u>1-6, and 8-15</u> is/are allowed.		
6)⊠ Claim(s) <u>16-22</u> is/are rejected.		
7)⊠ Claim(s) <u>9-15</u> is/are objected to.		
8) Claim(s) are subject to restriction a Application Papers	and/or election requirement.	
9)☐ The specification is objected to by the Exa	miner.	
10)⊠ The drawing(s) filed on 23 June 2000 is/ar	e: a)⊠ accepted or b)⊡ objected	to by the Examiner.
Applicant may not request that any objection	to the drawing(s) be held in abeyar	nce. See 37 CFR 1.85(a).
11)☐ The proposed drawing correction filed on _	is: a) approved b) dis	sapproved by the Examiner.
If approved, corrected drawings are required	in reply to this Office action.	
12) ☐ The oath or declaration is objected to by the	ne Examiner.	
Priority under 35 U.S.C. §§ 119 and 120		
13) Acknowledgment is made of a claim for fo	oreign priority under 35 U.S.C. §	119(a)-(d) or (f).
a) ☐ All b) ☐ Some * c) ☐ None of:	•	
1. Certified copies of the priority docu	ments have been received.	
2. Certified copies of the priority docu	ments have been received in Ap	plication No
<ul> <li>3. Copies of the certified copies of the application from the Internation</li> <li>* See the attached detailed Office action for</li> </ul>	al Bureau (PCT Rule 17.2(a)).	•
14) ☐ Acknowledgment is made of a claim for do		
a) ☐ The translation of the foreign languag 15)☐ Acknowledgment is made of a claim for do	e provisional application has be	en received.
Attachment(s)		
<ol> <li>Notice of References Cited (PTO-892)</li> <li>Notice of Draftsperson's Patent Drawing Review (PTO-943)</li> <li>Information Disclosure Statement(s) (PTO-1449) Paper No.</li> </ol>	(8) 5) Notice of In	ummary (PTO-413) Paper No(s) formal Patent Application (PTO-152)
J.S. Patent and Trademark Office PTO-326 (Rev. 04-01) Of	fice Action Summary	Part of Paper No. 9

Art Unit: 2812

## **FINAL ACTION**

## Claim Objections

- 1. Claims 9-15 are objected to because of the following informalities:
- I. Claim 9 discloses creating an underlying structure list and performing iterations required to generate an underlying structure list. The claim language is unclear as to whether or not one or two underlying structure lists are created/generated. Also, the parameter application process is claimed as separate, however, the creation and generation of the underlying structure list is done by the parameter application process [as disclosed by applicant on page 20 of the specification. It appears the creation and generation steps are part of the parameter application process].
- II. Claims 10-15 also have similar claim limitations related to the modules that perform the functions that are unclear as to the relation between the method steps in the claim language.

Appropriate correction is required.

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2812

2. Claims 16-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sharma et al. (US Patent 5,841,663) in view of Knapp et al. (US Patent 6,370,493).

3. As for claims 16-19, and 21, Sharma disclosed the invention substantially as claimed, including a system on a chip netlist builder and verification computer method comprising the steps of:

receiving system specification information [col. 2, lines 15-19];

reusing standardized circuit block information [47-49, especially pre-defined library modules];

performing test bench integration [];

synthesizing circuit blocks, <u>after proposed circuit design passes the test</u> [col. 2, lines 29-31]; and

creating a top level netlist [col. 2, lines 25-26].

Sharma did not specifically disclose performing test bench integration and [claim 18] writing a test.

Knapp disclosed test bench integration and [claim 18] writing a test [col. 2, lines 27-33; Knapp use of test bench with the simulator is read as a test bench integration; the test bench is a group of instructions in a program which are written].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Sharma and Knapp because Sharma disclosed the use of simulation and verification which would benefit from Knapp's use of a test bench which could be used by Sharma's system to set up simulator to check the HDL descriptions for errors by verifying certain results of the simulation [see Knapp, col. 2, lines 27-33; and Sharma, col. 2, lines 27-30].

Furthermore it would have be obvious to one of ordinary skill in the art at the time the invention was made to write a test because Sharma discloses both simulation and verification which would use a test written for the purpose of verifying circuit design.

Art Unit: 2812

4. [claim 17] receiving information associated with custom designed circuit blocks [see Sharma; col. 2, lines 47-50; col. 18, lines 52-53].

- 5. [claim 19] facilitating communications from a user regarding circuit block selection and parameterization [col. 2, lines 35-50; and col. 18, lines 52-67].
- 6. [claim 21] retrieving appropriate information from storage sources [col. 2, "HDL modules are stored in a library which inherently includes retrieving appropriate information for a storage source since the modules are used in a computer program which has to retrieve them for design purposes].
- 7. Claims 20 and 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sharma et al. (US Patent 5,841,663) in view of Knapp et al. (US Patent 6,370,493), and further in view of Southgate (US Patent 6,311,309).
- 8. As for claim 20, Sharma in view of Knapp disclosed the invention substantially as disclosed, including the method of circuit design including the entering of circuit design specification information through a user interface e.g. a text editor [see as cited in the rejection of claim 16; and also see Sharma, col. 3, lines 35-36].

Sharma in view of Knapp did not specifically disclose wherein system specification information is received via a present invention graphical user interface (GUI).

Southgate disclosed receiving system specification information is received via a present invention graphical user interface (GUI) [col. 6, line 62 – col. 7, line 6].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Sharma in view of Knapp, and Southgate because Sharma, Knapp, and Southgate disclose the entering of system specification information about a circuit description which would benefit by the use of a GUI by

Art Unit: 2812

making the design parameters entered by a user easier to use than a text based editor and visually informative to the user.

9. As for claim 22, Sharma in view of Knapp disclosed the invention substantially as disclosed, including the method of circuit design including the entering of circuit design specification information through a user interface e.g. a text editor and further HDL design [see as cited in the rejection of claim 16; and also see Sharma, col. 3, lines 35-36; and Sharma; abstract].

Sharma in view of Knapp did not specifically disclose generating HDL files describing connections between building block circuit descriptions and creating external input and output HDL files.

Southgate disclosed generating HDL files describing connections between building block circuit descriptions and creating external input and output HDL files [col. 2, lines 57-63].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Sharma in view of Knapp, and Southgate because Sharma, Knapp, and Southgate disclose simulation of HDL modules as cited above in the rejections of claims 16 and 20 which utilize HDL files for simulation of complex integrated circuits with multiple modules [see Sharma, col. 3, lines 32-33]. Adding Southgate's HDL representations describing the connections of building blocks and external I/O files would provide a way of simulating and verifying the complex interconnected elements of Sharma in view of Knapp's circuit

10. Claims 1-6, and 8-15 are allowable over the prior art of record.

Art Unit: 2812

ħ

11. As allowable subject matter has been indicated, applicant's reply must either comply with all formal requirements or specifically traverse each requirement not complied with. See 37 CFR 1.111(b) and MPEP § 707.07(a).

- 12. Applicant's arguments with respect to claims 16-22 have been considered but are most in view of the new ground(s) of rejection.
- 13. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

14. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Stacy A Whitmore whose telephone number is (703) 305-0565. The examiner can normally be reached on Monday-Thursday, alternate Friday 6:30am - 4:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, John Niebling can be reached on (703) 308-3325. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7724 for regular communications and (703) 308-7724 for After Final communications.

Art Unit: 2812

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Stacy A Whitmore
Patent Examiner
Art Unit 2812

**SAW** 

May 16, 2003

John F. Niebling
Supervisory Patent Examiner

Supervisory Patent Examiner Technology Center 2800

